Junior ASIC Physical Design Engineer/22307BR

Deadline: 30 August 2019

Employment term: Permanent

Category: Hardware Design / Engineering

Job type: Full time

Location: Yerevan

Job description:

Responsible for developing and using backend ASIC design flow from netlist to gdsii & Physical verification  for validating the std cell libraries .

Required qualifications

  • Bachelors or Masters degree in electronics or electrical engineering (BSEE or MSEE)
  • knowledge on VLSI technology
  • knowledge on Digital Design Flow
  • Gate level and circuit level understanding of CMOS logic design.
  • Understanding of timing and design closure aspects
  • DRC/LVS understanding
  • Good communication, interpersonal skills and team player

Soft skills

Team player

Share this job via your favorite social media channel.

You can apply for this job just by following Application procedure.

Application procedures

Apply here.

Please clearly mention that you have heard of this job opportunity on staff.am

Contact details

Website https://www.synopsys.com/company/contact-synopsys/office-locations/armenia.html

Phone: (010) 492-100


Find Synopsys Armenia on social media